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Abstract- The classical design of an active Power Factor Corrector (PFC) leads to have slow transient response in this type 
of converter. This is due to the fact that the compensator placed in the output-voltage feedback loop is usually designed to 
have narrow bandwidth to filter the voltage ripple of twice the line frequency coming from the PFC output. This feedback 
loop is designed with this filtering effect because a relatively high ripple would cause considerable distortion in the reference 
of the line current feedback loop and hence in the line current. However, the transient response of the PFC can be 
substantially improved if the bandwidth of this compensator is relatively wide, thus permitting certain distortion in the line 
current  which leads to a trade-off between transient response (and, hence voltage ripple at the output of the compensator) and 
harmonic content in the line current. As a consequence of the voltage ripple at the output of the compensator (which is 
considered the control signal), both the static and the dynamic behaviour of the PFC changes in comparison with the standard 
case; i.e., with no voltage ripple on the control signal. The static behaviour of a PFC with appreciable voltage ripple in the 
output-voltage feedback loop is studied in this paper using two parameters: the amplitude of the relative voltage ripple on the 
control signal and its phase lag angle. The total power processed by the PFC depends on these parameters, which do not vary 
with the load and which determine the Total Harmonic Distortion (THD) and the Power Factor (PF) at the input of the PFC. 
Furthermore, these parameters also determine the maximum power that can be processed by the converter while still 
complying with EN 61000-3-2 regulations for Class A and Class B equipment. When the converter must comply with the 
aforementioned regulations for Class C or Class D equipment, however, the compliance does not depend on the power 
processed by the PFC. In the case of Class C equipment, not all the possible combinations of the relative ripple of the control 
signal and of its phase lag angle manage to comply with these regulations. Finally, the study was verified by simulation and in 
a real prototype.    
I. INTRODUCTION 
In order to limit the harmonic content on the line current of mains-connected equipment, the use of an active Power Factor 
Corrector (PFC) [1, 2] is virtually mandatory. Figure 1a shows a general scheme of an active PFC controlled by two feedback 
loops, which is the most popular circuitry to control power converters of this type. In this figure, the inner feedback loop is an 
input-current feedback loop, while the outer one is an output-voltage feedback loop. The current loop makes the line current 
follow a reference signal which is obtained by multiplying a rectified sinusoidal waveform (obtained from the line voltage) by 
the control signal vA. Thus, the line current igL is a sinusoid whose amplitude is determined by the value of vA. The standard 
design of the voltage feedback loop implies low ripple in vA [2] (see Fig. 1a). This is because a relatively high ripple would 
cause considerable distortion in the reference of the line current feedback loop and hence in the line current. To have low 
ripple on the control signal vA, the bandwidth of the compensator AR must be relatively low, which leads to a low bandwidth 
in the entire output-voltage feedback loop. This fact limits the transient response of the PFC. Unfortunately, the transient 
response of a PFC under these conditions is not fast enough to satisfy the requirements of some loads [2, 3]. Accordingly, a 
second stage must be connected in cascade with the PFC to provide fast response as well as the required galvanic isolation 
between line and load. Although the two-stage arrangement is the best solution for many applications above 600 W, it is 
relatively expensive due to requiring two converters.  
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Fig. 1: a) PFC with no appreciable voltage ripple on the control signal vA. b) PFC with appreciable voltage ripple on vA.  
 
In some specific applications, the use of only one PFC with galvanic isolation as the complete power supply may be an 
attractive option, especially if the output voltage is relatively high (above approximately 40 V). In this case, the poor transient 
response obtained with the standard low-bandwidth compensator becomes inadequate and a faster output-voltage feedback 
loop must be implemented. To achieve this, the bandwidth of the compensator AR must be relatively high [3, 4], thus leading 
to considerable voltage ripple in the control signal vA (see Fig. 1b). A number of solutions have been proposed to cancel this 
voltage ripple [4-13], but they are not easily implemented in low cost PFCs.  
Therefore, the easiest method to obtain a relatively fast transient response in a PFC is to design the compensator AR with 
relatively wide bandwidth, thus leading to appreciable voltage ripple on the control signal vA. As given in [14], the line 
current distortion due to this voltage ripple has a limited effect on the compliance with EN 61000-3-2 regulations. It should be 
noted that these regulations only impose the condition that the harmonic content of the line current must be lower than the 
limits they impose. Consequently, many authors have introduced PFC topologies with non-sinusoidal line current waveforms 
(but with limited harmonics) [15-25]. 
The voltage ripple on the control signal vA modifies both the static and dynamic model of the power stage and has a strong 
effect on the line current waveform obtained at the input of the PFC. The study of the influence of this voltage ripple on the 
static characteristics of a PFC is in fact the goal of this paper.  
II. STATIC MODELLING OF A POWER FACTOR CORRECTOR WITH APPRECIABLE VOLTAGE RIPPLE IN THE OUTPUT-VOLTAGE 
FEEDBACK LOOP 
The voltage and the current at the input of the power stage shown in Fig. 1b can be written as follows: 
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where vgp is the peak value of vg(ωLt), ωL is the angular frequency of the line, vA(t) is the output voltage of the compensator 
and KM is a constant determined by the controller. The voltage vA(t) can be rewritten as follows (see Fig. 2):  
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where vAdc is the dc component of vA(t), vAac(t) is its ac component, vAacp is the amplitude of vAac(t) and φL is its phase lag 
angle, as given in  Fig. 2 (i.e., the delay time between the zero crossing of the line voltage and the zero crossing of the ripple 
on vA is φL/2ωL). Note that only a component of twice the line frequency has been considered as the ac component of vA(t). 
This is because the only significant harmonic in the voltage ripple across the bulk capacitor CB is that of twice the line 
frequency, the remaining harmonics having been considerably filtered by this capacitor. Moreover, the voltage gain of the 
compensator AR at frequencies greater than twice the line frequency will be lower than at twice the line frequency, thus 
contributing to filtering the harmonics of frequencies higher than twice the line frequency. 
The pulsating input power pg(ωLt) can be obtained by multiplying the values of vg(ωLt) and ig(ωLt) obtained from (1) and 
(2):   
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Note that k is the value of the relative ripple on vA. The pulsating output power (the power delivered by the power stage in 
Fig. 1b) can be obtained by multiplying the output voltage vo by the current io injected by the power stage into the output cell 
made up of the bulk capacitor CB and the load RL:  
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After establishing the balance between pg(ωLt) and poi(ωLt), we obtain:  
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The average value of pg(ωLt) in half a line cycle will thus be:  
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Fig. 2: Main waveforms in a PFC with appreciable voltage ripple on the control signal vA. 
This equation shows that for a given dc value of vA, the power processed by the power stage depends strongly on the 
voltage ripple on vA (through k and φL), as shown in Fig. 3. In this figure, the power has been normalized to the no-ripple case 
(i.e., k=0).  
The dc output power over the load will be:  
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and after establishing the balance between pgav and po, we obtain: 
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From (2-4) and (11), the value of ig(ωLt) can be rewritten as follows: 
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Taking into account (12), the line current igL will be:  
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Figure 4 shows the line current waveforms corresponding to different values of k and φL, which have been obtained from 
(13). As can be seen, k and φL has a strong influence on the line current waveforms, especially for the highest values of k. 
Also taking into account (11), (8) can be rewritten as follows:  
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The harmonic content of both ig(ωLt) and io(ωLt) is easily obtained from (13) and (14) by applying basic trigonometric 
relationships: 
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Fig. 3: Normalized power processed by the PFC versus k and φL. 
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The static model of the PFC can be directly derived from (17) through (21). Figure 5 shows the equivalent circuit that 
allows us to predict the output voltage ripple, the relationship between this ripple and the ripple on the control signal and, 
finally, the line harmonic content. 
III. OUTPUT VOLTAGE RIPPLE  
An important design parameter of any PFC is the output voltage ripple. This ripple is assumed to be much lower than the dc 
component of the output voltage. This means that the value of this ripple can be neglected when the output voltage is 
analysed. However, the small value of this ripple cannot be neglected when the output-voltage feedback loop is analysed, due 
to the fact that this ripple is amplified by the compensator AR, which has not been designed to have low gain at twice the line 
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Fig. 4: Line current for different values of k and φL. 
frequency. In this case (as in the case of any PFC), this ripple is mainly generated by the current source io2(ωL). Its amplitude 
(io2p) and its phase lag angle (φio2) can be easily obtained from (20) after applying basic trigonometric relationships: 
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The value of the output voltage ripple vo2(ωLt) can be calculated by multiplying the value of io2(ωLt) by the impedance 
constituted by CB and RL connected in parallel. Thus, the amplitude of the output voltage ripple will be: 
CBRLp2op2o Ziv = ,                                                         (24) 
where ZCBRL is the magnitude of that impedance at twice the line frequency, given by: 
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From (22), (24) and (25), we obtain: 
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As regards the impedance phase lag angle, its value is: 
  )RC2arctan( LBLCBRL ω=φ ,                                                     (27) 
and hence the phase lag angle of the output voltage ripple will be:   
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However, the impedance of CB at twice the line frequency must be much lower than RL in order to maintain the output voltage 
ripple at a reasonable value. Hence, the parallel impedance of CB and RL can be approximated by the impedance of CB in 
many cases. We thus obtain from (26) and (28): 
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Fig. 5: Static model of a PFC with appreciable ripple on the control signal.  
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The value of the relative output voltage ripple at twice the line frequency, rV2, can be easily obtained from (26): 
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In the case of neglecting the influence of RL on the impedance of the CBRL cell (i.e., 2ωLCBRL>>1), we obtain from (29): 
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Similarly, the amplitude of the output voltage ripple at four times the line frequency, vo4p, and its relative value, rV4, can be 
easily obtained. In this case, the influence of RL on the impedance of the CBRL cell is always negligible. Therefore, we obtain 
from (21): 
)sink2(RC4
kv
4C
i
v
LLLB
o
LB
p4o
p4o φ+ω=ω= ,           (33) 
)sink2(4
k
CR
1
v
v
r
LLBLo
p4o
4V φ+⋅ω==  .                       (34) 
The quotient between both output ripples (vo2p and vo4p) has been plotted in Fig. 6. For the sake of simplicity, Equation (32), 
has been used in this plot instead of Equation (31). As the figure shows, the value of vo4p is negligible in comparison with vo2p 
for values of φL in the range between -45º and +90º, which are the values of φL obtained when a standard compensator is 
implemented. Only for the case in which the value of k is near 1 and the value of φL is near -90º does the value of vo4p become 
significant in comparison with vo2p (and even exceeds it). Moreover, it should be noted that the influence of vor4(ωLt) on the 
voltage ripple on the control signal vA is also attenuated by the gain of the compensator AR (see Fig. 1b) at four times the line 
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Fig. 6: Value of the quotient between the output-voltage ripple of twice and four times the line frequency for different values of k and φL,   
 
frequency, which is always lower than its gain at twice the line frequency. This fact reinforces the initial assumption of having 
ripple of only twice the line frequency on the control signal vA, at least for φL values in the range between -45º and +90º, 
which is the range with practical interest, as we shall see in the following sections.  
IV. DERIVING THE RELATIONSHIP BETWEEN THE OUTPUT VOLTAGE RIPPLE AND THE VOLTAGE RIPPLE ON THE CONTROL 
SIGNAL  
So far, we have shown that the values of the amplitude and phase lag angle of the output voltage ripple (vo2p and φvo2) are 
functions of the relative voltage ripple on the control signal vA and its phase lag angle (k and φL) through (26) and (28). 
However, the values of vo2p and φvo2 will determine the values of k and φL through the output-voltage feedback loop. 
According to Fig. 1b, the amplitudes of the output voltage ripple and the voltage ripple on the control signal are related as 
follows: 
p2oL2RAacp vAv ωβ= ,         (35) 
where AR2ωL is the gain of the compensator at twice the line frequency and β is the gain of the voltage sensor (see Fig. 1b). 
Similarly, the phase lag angles of both ripples are related as follows: 
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where φR2ωL is the phase lag angle of the compensator at twice the line frequency and the phase lag of –π radians is due to the 
inversion of the sign in the feedback loop. Moreover, the value of φL can be obtained from (36) after using some trigonometric 
relationships: 
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In the case of neglecting the influence of RL on the impedance of the CBRL cell (arctan(2ωLCBRL)≅π/2), we obtain from (38): 
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Equation (39) has been plotted in Fig. 7. In practice, the values of φR2ωL must be in the range between 0º and +90º due to the 
real compensator used. It should be noted that in the case of a design with no appreciable ripple on the control signal vA (i.e., 
slow transient response), this phase lag angle will be near +90º due to the low-pass filtering behaviour of the compensator 
used. On the other hand, this phase lag angle will be clearly lower than +90º in the case of appreciable ripple on vA. However, 
this phase lag angle will never reach negative phase lag angles, because that would mean high-pass filtering behaviour in the 
compensator, which is not desired at all. 
As Fig. 7 shows, the majority of the possible values of φR2ωL correspond to values of φL in the range from -45º to +90º, 
which once more reinforces the initial assumption of only having ripple of twice the line frequency on vA.   
From (35) and (36) and taking into account (6) and (31), the values of AR2ωL and φR2ωL needed for a set of desired values of 
k and φL are directly obtained as follows:  
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Taking into account (11) and (26), (40) can be rewritten as follows:  
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To study the steady-state variation of k and φL with the load variations, the quantities at full load will be denoted by 
subscript “0”. Thus, (31), (41) and (42) become:   
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Taking into account (41), (42), (43), (44) and (45), we obtain: 
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Fig. 7: Values of φL as a function of φR2ωL for different values of k. 
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The simultaneous equations (46) and (47) can be solved using a Mathcad spreadsheet. The results obtained are summarized 
in Fig. 8. As this figure shows, the values of k and φL are practically independent of the variations of RL when the relative 
output voltage ripple at full load is small. We can obtain the same conclusion by neglecting the influence of RL on the 
impedance of the CBRL cell in (41) and (42), thus obtaining:   
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From the simultaneous equations (49) and (50), we can deduce that the values of k and φL do not change with the load RL, 
as they can be solved independently of the RL value. This important conclusion means that if the relative output voltage ripple 
is small (which is the most common case), then the line current waveform (and hence the relative line current distortion) is 
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Fig. 8: a) Variation of k for different values of rv20, k0 and φL0 when the load changes. b) Variation of φL for different values of rv20, k0 and φL0 when the 
load changes.  
independent of the load.  
As stated previously, (41) and (42) allow us to calculate the magnitude and phase lag angle of the compensator at twice the 
line frequency (AR2ωL and φR2ωL) as a function of the desired values of k and φL and from some parameters of the converter 
(namely vo, vAdc, β and rv2). However, the choice of AR2ωL and φR2ωL also affects the value of the compensator gain at other 
frequencies and must therefore be compatible with the stability of the output voltage feedback loop. This means that not all 
the possible values of k and φL can be used in a practical design. The harmonic content and compliance with the regulations 
regarding the line harmonic content establish a first constraint that will be presented in the following sections of this paper, 
but this constraint is not the only one. The choice of k and φL (and therefore of AR2ωL and φR2ωL) must be compatible with the 
closed-loop stability and with the desired transient response. However, a complete analysis of the stability of the output-
voltage feedback loop requires having an ac small-signal model of the power stage, which is beyond the scope of this paper 
(though it is approached in [26] and in [27]). However, the starting point to obtain the small-signal model of a PFC with 
appreciable voltage ripple on the control signal is in fact the static analysis carried out here.  
V. LINE HARMONIC CONTENT  
As mentioned in the previous sections, the voltage ripple on the control signal vA causes line current distortion at the input 
of the PFC. Assuming that the ripple on vA is mainly twice the line frequency, then the line current is expressed by (15). As 
(15) shows, the only significant harmonics in the line current are the first and the third. The amplitude of the third harmonic 
can be easily deduced from (18): 
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Moreover, after taking into account (11) and some trigonometric relationships, (17) can be rewritten as follows: 
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The amplitude of the first harmonic can be easily calculated from the following equation: 
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As the only harmonics are the first and the third, the Total Harmonic Distortion (THD) will thus be: 
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The values of the THD for different values of k and φL have been plotted in Fig. 9. As this figure shows, the PFC generates 
moderate values of the THD when φL is positive, even if the value of k is relatively high. However, the THD obtained is 
always very low for low values of k, no matter the value of φL. 
The rms value of the line current can be calculated from (13) as follows: 
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Bearing in mind (55), the Power Factor (PF) can be easily calculated:  
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The values of the PF for different values of k and φL are shown in Fig. 10. High values of the PF can be obtained when φL is 
positive, even if the value of k is relatively high. However, the PF becomes quite poor when φL is negative and k is relatively 
high.  
VI. COMPLIANCE WITH EN 61000-3-2 REGULATIONS  
To comply with EN 61000-3-2 regulations, the rms value of each harmonic must be lower than the limit imposed by the 
regulations. In the case of a PFC with appreciable voltage ripple on the control signal, the only significant harmonics in the 
line current are the first and the third. Hence, only the third harmonic must be compared with the limits specified by the 
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Fig. 9: Line THD as a function of k and φL. 
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Fig. 10:  PF as a function of k and φL. 
  
aforementioned regulations to test whether the converter complies with them. Moreover, any piece of equipment can be 
classified in four classes according to these regulations [28, 29]: 
Class A 
For equipment classified in Class A, the limit for the third harmonic is 2.3 A rms when the line voltage is 230 V rms. Note 
that this limit is an absolute value and does not depend on the power handled by the piece of equipment.  
The rms value of the third harmonic is given by (51). Taking into account (11), this equation can be rewritten as follows: 
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k
v
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i
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gav
p3gL φ+⋅= .       (57) 
The maximum power compatible with the regulations in Class A can be easily calculated by substituting the aforementioned 
current and voltage values in (57): 
k
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Equation (58) is plotted in Fig. 11. This figure shows that the PFC will comply with the regulations for Class A equipment 
up to the highest possible power specified in the regulations (16 A at 230 V; i.e., 3680 W) if k is lower than 0.25. For higher 
values of k, the maximum power compatible with the regulations strongly depends on φL. As in the case of the THD and of 
the PF, the best results will be obtained with values of φL as close to +90º as possible. 
Class B 
In this case, the limits for each harmonic are also absolute values, which means that they do not depend on the power 
processed by the PFC. The only difference in relation to Class A is that these limits are slightly higher. Thus, the limit for the 
third harmonic is 3.45 A rms when the line voltage is 230 V rms. The maximum power compatible with EN 61000-3-2 in 
Class B equipment can be easily calculated by following the same procedure as that for Class A: 
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Fig. 11: Maximum power compatible with the regulation in Class A as a function of k and φL. 
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This equation is plotted in Fig. 12. As this figure shows, the PFC will comply with the regulations for Class B equipment up 
to 3680 W if k is lower than 0.35.  
Class C 
In this class, the limit imposed on the third harmonic depends on the PF and on the rms value of the first harmonic as 
follows: 
2/i·PF·3.02/i p1gLp3gL ≤ .    (60) 
After substituting (51), (53) and (56) in (60), we obtain: 
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This inequality defines the area of compliance shown in Fig. 13a. As can be appreciated in this figure, the PFC always 
complies with the regulations for Class C equipment if k is lower than 0.45, whereas it never complies with them if k is higher 
than 0.82. For values of k between 0.45 and 0.82, the compliance depends on the value of φL. As in the other classes, the best 
results are obtained with values of φL as close as possible to +90º. 
Class D 
In this class of equipment, the limit imposed on each harmonic by the regulations is proportional to the power handled by 
the PFC. In other words, the quotient between the rms value of any harmonic divided by the input power must be below the 
limit specified by the regulations. For the third harmonic, this limit is 3.4 mA/W (rms value). Thus, applying this condition to 
(57), we obtain: 
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Fig. 12: Maximum power compatible with the regulation in Class B as a function of k and φL. 
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This inequality defines the area of compliance plotted in Fig. 13b. As this figure shows, the relative value of the third 
harmonic is below the limit imposed by EN 61000-3-2 for almost any design condition. According to (62), the converter fails 
to comply with the regulations only if φL is between -90º and -45º and, at the same time, k is higher than 0.878. This design 
condition is of no real interest and could not be easily implemented. Moreover, the assumption of having negligible value of 
vo4p is not true for such as values of k and φL.   
VII. SIMULATED AND EXPERIMENTAL RESULTS  
The analysis carried out was first confirmed by simulating the operation of an idealized PFC using PSPICE. Figure 14 
shows the circuit used for this purpose. The power stage was simulated as two controlled current sources. The one connected 
to the input is directly controlled by the analog multiplier (which means an ideal input-current feedback loop in the PFC), 
while the one connected to the output is in charge of transferring all the input power to the output (the converter efficiency is 
assumed to be 1). The values of the compensator components were adapted to obtain the desired values of AR2ωL and φR2ωL 
and hence of k and φL according to (49) and (50). In all simulations, the line voltage was 230 Vrms and the output voltage, 
400 Vdc. Moreover, different values of the bulk capacitor were chosen for each simulation in order to always have the same 
relative output voltage ripple (1 %). With the simple compensator chosen to close the feedback loop (see Fig. 14), not all the 
possible values of k (from 0 to 1) and φL (from -90º to +90º) can be achieved, due to the fact that φR2ωL must be in the range 
from 0º to +90º (see Fig. 7).    
Nonetheless, the line current waveforms for a wide range of k and φL values are shown in Fig. 15 and compared with the 
model developed here. As this figure shows, the line waveforms obtained by simulation and using the model agree very well. 
Only small discrepancies appear when the value of k is near 1 and the value of φL is negative, due to the influence of vo4p on 
the control signal vA, an influence that has been assumed in this study to be negligible in comparison to the influence of vo2p. 
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Fig. 13: Area of compliance in Class C (a) and in Class D (b). 
As stated previously, this is an excellent approach for positive values of φL, but the assumption becomes false when φL is near 
-90º and k is relatively high, as Fig. 6 shows. Nevertheless, this is not a problem, as designs with φL near -90º are physically 
difficult (really impossible with the simple compensator shown in Fig.14) and they are not desirable from the harmonic 
content point of view (see Fig. 9-13).    
The influence of both the load variations and the output voltage ripple on the line current waveform has also been studied 
by simulating the circuit shown in Fig. 14. The results given in Fig. 16 confirm that the line waveform is almost independent 
of the load variations and of the value of the relative output voltage ripple, especially if this is ripple is moderate (up to 10%).   
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Fig. 14: Circuit used to simulate any PFC with analog multiplier control and appreciable voltage ripple on the control signal vA.   
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Fig. 15: Simulated and modelled line current waveforms obtained for different values of k and φL. In all cases, the 
values of CB have been chosen to have an output voltage ripple of 1 %. 
 
To compare the line waveforms predicted by the model developed here with those obtained in a real prototype, a 500 W 
boost PFC was designed and built. The main characteristics of this converter are the following:  
• Input voltage: 85-265 V. 
• Output voltage: 400 V. 
• Relative ripple: 1% (approximately). 
• Switching frequency: 100 kHz. 
• Power MOSFET: SPW47N60C3 (Infineon) 
•  Power diode: STTA2006 (ST). 
• Controller: UC3854B (Texas Instruments) 
• Main inductor: 329 μH, 35 turns, Molybdenum Permalloy Powder core (Arnold, μr=125, OD=1.84 in). 
The results obtained when testing this prototype for different operating conditions are given in Figs. 17-20 and Table 1. The left-
hand column of Fig. 17 shows the measured voltage ripple on the control signal, vAac, and the input voltage, vg, whereas the line 
current waveforms obtained in the prototype are compared with those obtained from the model in the right-hand column of the same 
figure. As in the case of the results obtained by simulation, many different operating points were tested with very good agreement 
between the measured waveforms and those obtained using the model. The discrepancies between the results measured in the 
prototype and the model have been quantified in Table 1 by comparing the values of the PF and of the THD in both cases. 
Only small discrepancies appear when the value of k is relatively high and the value of φL is negative and near to -45º. 
Nevertheless, this is not a problem because this type of design is physically difficult and is not desirable from the harmonic 
content point of view.  
Figure 18 shows the measured output-voltage-ripple waveforms corresponding to the values of k and φL given in Fig. 17. In 
all these cases, the value of the bulk capacitor CB has been changed to always have an output voltage ripple of approximately 
1 %. This figure shows that this ripple is quite sinusoidal for all the tested values of k and φL. As the model predicts, the less 
sinusoidal case corresponds to the negative value of φL tested in the prototype (φL = -25º).    
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Fig. 16: Simulated current waveforms for different load and output voltage ripple, in all cases with k=0.5 and φL=30º. 
The line current waveforms and the harmonic content in the line when the prototype was designed with k = 0.259 and φL = -9.2º 
are given in Fig. 19. As this figure shows, the third harmonic is the only significant one (besides the first harmonic), as was assumed 
in the theoretical study. Moreover, the influence of both the load variations and the output voltage ripple on the line current 
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Fig. 17: Left: measured voltage ripple on the control signal (vAac) and input voltage (vg) for different values of k and φL. 
Right: line current waveforms for different values of k and φL. In all cases, the values of CB have been chosen to have an 
output voltage ripple of 1 %. Similarly, the values of some controller parameters have been changed to always have 
vAdc=3.5V. 
waveform is given in Fig. 20, where the value of the bulk capacitor and of the feedback-loop compensator have been modified 
in order to obtain different values of the full-load output voltage ripple rv20 (5% and 10%) with the same values of k and φL (k 
= 0.259 and φL = -9.2º). In both cases, the value of the load has also been changed from 500 W to 166 W.  
Finally, Fig. 21 shows the experimental results corresponding to a load step in the aforementioned prototype when it was 
designed with appreciable ripple on vA in order to achieve fast transient response (k=0.259, φL = -9.2º) and when it was re-
designed with negligible ripple on vA (k=0.026, φL = 84.14º). As this figure shows, the settling time in the first case is about 10 
ms, whereas it is 70 ms in the second case. 
VIII. CONCLUSIONS  
The static behaviour of a PFC with appreciable voltage ripple in the feedback loop has been studied in this paper using two 
parameters: the amplitude of the relative voltage ripple of the control signal, k, and its phase lag angle, φL. All the 
 
k 
 
φL 
Measured Model 
PF THD [%] PF THD [%] 
0.25 0º 0.97 11.8 0.985 12.4 
0.25 51º 0.974 11.4 0.991 11.4 
0.483 0º 0.937 20 0.946 23.5 
0.463 72º 0.945 21.3 0.981 18.9 
0.467 90º 0.955 21.6 0.983 18.9 
0.447 -25º 0.876 33.3 0.949 24.1 
 
Table 1: PF and THD values for the line current waveforms given in Fig. 15. 
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Fig. 18: Measured output voltage ripple for the values of k and φL given in Fig. 17.  In all cases, the values of CB 
have been changed to have an output voltage ripple of approximately 1 %. 
    
 
characteristics of a PFC are affected by the values of these parameters. Thus, the power processed by the PFC not only 
depends on the dc value of the control signal, but also on its ripple. High values of the PF and low values of the THD are 
obtained when φL is positive, even if the value of k is not very low. However, these quantities become quite poor when φL is 
negative and k is relatively high at the same time. Compliance with EN 61000-3-2 regulations for Class A and Class B 
equipment can be achieved at high power if negative values of φL are avoided, even when k is situated in the mid-range (for 
example, 0.4). As regards Class C equipment, the line waveforms comply with the regulations for any value of φL if k < 0.45 
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Fig.19: Line waveform (a) and harmonic content (b) when k = 0.259 and φL = -9.2º.  
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Fig.20: Line waveforms for different output power levels and values of rv20 (output voltage ripple at full load). In all 
cases k = 0.259 and φL = -9.2º.   
 
(whatever φL might be), whereas it never complies with them if k > 0.82 (once again, whatever φL might be). As regards Class 
D equipment, the line waveforms comply with the regulations for almost any value of k and φL.  
Another important conclusion is that the shape of the line current waveforms does not depend on the load due to the fact 
that k and φL do not depend on it. 
Finally, the theoretical study was verified both by simulation and in a prototype. 
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